[1] Chandana M, Mervin J, David Selvakumar. Power integrity analysis for high performance design[C]//2015 International Conference on Control, Electronics, Renewable Energy and Communications (ICCEREC). Bandung, Indonesia:IEEE Press, 2015:48-53.
[2] 路宏敏, 郭雁林, 卫晶, 等. 抑制同步开关噪声的新型超宽带电磁带隙结构[J]. 北京邮电大学学报, 2012, 35(4):15-18. Lu Hongmin, Guo Yanlin, Wei Jing, et al. New Uultra-wideband electromagnetic bandgap structure used for simultaneous switching noise suppression[J]. Journal of Beijing University of Posts and Telecommunications, 2012, 35(4):15-18.
[3] Wang Lixin, Zhang Yuxia, Zhang Gang. Power integrity analysis for high-speed PCB[C]//2010 First International Conference on Pervasive Computing, Signal Processing and Applications. Harbin:IEEE Press, 2010:414-418.
[4] Drewniak J. Power integrity concepts for high-speed design on multi-layer PCBs[C]//2017 IEEE International Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMCSI). Washington:IEEE Press, 2017:1-41.
[5] Khened P A, Badiger S D. Power integrity analysis for solid state drive PCB[C]//2016 International Conference on Emerging Technological Trends (ICETT). Kollam, India:IEEE Press, 2016:1-4.
[6] Yang Zhiping. Fundamentals of power integrity[C]//2017 IEEE International Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMCSI). Washington:IEEE Press, 2017:1-50.
[7] 张建新. 高速PCB的信号和电源完整性问题研究[D]. 西安:西安电子科技大学, 2012.
[8] Whatmough Paul N, Shidhartha Das, Zacharias Hadjilambrou, et al. Power integrity analysis of a 28 nm dual-core ARM Cortex-A57 cluster using an all-digital power delivery monitor[J]. IEEE Journal of Solid-State Circuits, 2017, 52(6):1643-1654.
[9] Bibhu Prasad Nayak, Sreenivasulu Reddy Vedicherla, Dipanjan Gope. Nonorthogonal 2.5-D PEEC for power integrity analysis of package-board geometries[J]. IEEE Transactions on Microwave Theory and Techniques, 2017, 65(4):1203-1214. |