[1] Xu Zhongyang, Tang Liangzun, Zhang Hongxiang, et al. Simultaneous real-time ranging and velocimetry via a dual-sideband chirped lidar[J]. IEEE Photonics Technology Letters, 2017, 29(24):2254-2257. [2] 尹俊, 倪发福, 张建川, 等. 基于FPGA与GPS的时间测量电路设计与实现[J]. 原子能科学技术, 2019, 53(1):151-157. Yin Jun, Ni Fafu, Zhang Jianchuan, et al. Design and realization of time measurement based on FPGA and GPS[J]. Atomic Energy Science and Technology, 2019, 53(1):151-157. [3] Bayer E, Traxler M. A high-resolution (<10 ps RMS) 48-channel time-to-digital converter(TDC) implemented in a field programmable gate array(FPGA)[J]. IEEE Transactions on Nuclear Science, 2011, 58(1):1547-1552. [4] Pan Weibin, Gong Guanghua, Li Jianmin. A 20-ps time-to-digital converter(TDC) implemented in field-programmable gate array (FPGA) with automatic temperature correction[J]. IEEE Transactions on Nuclear Science, 2014, 6(3):1468-1473. [5] Shen Qi, Liu Shubin, Qi Binxiang, et al. A 1.7 ps equivalent bin size and 4.2 ps RMS FPGA TDC based on multichain measurements averaging method[J]. IEEE Transactions on Nuclear Science, 2015, 62(3):947-954. [6] Chen Haochang, Zhang Yongliang, David Day-Uei Li. A low nonlinearity missing-code free time-to-digital converter based on 28-nm FPGAs with embedded bin width calibrations[J]. IEEE Transactions on Instrumentation & Measurement, 2017, 66(7):1912-1921. [7] 王丹, 王健, 来金梅. 一种基于FPGA快速进位链的时间数字转换电路[J]. 复旦大学学报(自然科学版), 2016, 55(1):59-67. Wang Dan, Wang Jian, Lai Jinmei. A FPGA-based time-to-digital converter(TDC) using carry chains[J]. Journal of Fudan University (Natural Science), 2016, 55(1):59-67. [8] Jan M Rabaey, Anantha C. Digital integrated circuits:a design perspective[M]. Second Edition. Beijing:Publishing House of Electronics Industry, 2004:313-316. [9] Zhao Lei, Hu Xueye, Liu Shubin, et al. The design of a 16-channel 15 ps TDC implemented in a 65 nm FPGA[J]. IEEE Transactions on Nuclear Science, 2013, 60(5):3532-3536. [10] Wang Yonggang, Kuang Jie, Liu Chong, et al. A 3.9-ps RMS precision time-to-digital converter using ones-counter encoding scheme in a Kintex-7 FPGA[J]. IEEE Transactions on Nuclear Science, 2017, 64(10):2713-2718. [11] Liu Chong, Wang Yonggang. A 128-channel, 710M samples/second, and less than 10 ps RMS resolution time-to-digital converter implemented in a Kintex-7 FPGA[J]. IEEE Transactions on Nuclear Science, 2013, 62(3):773-783. |