[1] Ghandali S, Alizadeh B, Fujita M, et al. Automatic high-level data-flow synthesis and optimization of polynomial datapaths using functional decomposition[J]. IEEE Trans on Comput, 2015, 64(6):1579-1593.
[2] Gupta S, Savoiu N, Dutt N, et al. Using global code motion to improve the quality of results in high level synthesis[J]. IEEE Trans on Comput Aided Des Integr Circuits Syst, 2004, 23(2):302-312.
[3] Mantovani P, Guglielmo G D, Carloni P L. High-level synthesis of accelerators in embedded scalable platforms[C]//ASP-DAC 2016. Macao:China, 2016:204-211.
[4] Sierra R, Carreras C, Caffarena G. A formal method for optimal high-level casting of heterogeneous fixed-point adders and subtractors[J]. IEEE Trans on Comput Aided Des Integr Circuits Syst, 2015, 34(1):52-62.
[5] Zheng Hongbin, Gurumani S T, Yang Liwei, et al. High-level synthesis with behavioral-level multicycle path analysis[J]. IEEE Trans on Comput Aided Des Integr Circuits Syst, 2014, 33(12):1832-1845.
[6] Peymandoust A, Micheli G D. Application of symbolic computer algebra in high-level data-flow synthesis[J]. IEEE Trans on Comput Aided Des Integr Circuits Syst, 2003, 22(9):1154-1165.
[7] Ghandali S, Alizadeh B, Fujita M, et al. RTL datapath optimization using system-level transformations[C]//ISQED 2014. Santa Clara:CA, 2014:309-316.
[8] 李东海, 马光胜, 胡靖. 高层次数据通路的等价性验证方法[J]. 哈尔滨工程大学学报, 2008, 29(6):583-588. Li Donghai, Ma Guangsheng, Hu Jing. The method of equivalence verification for high level datapaths[J]. Journal of Harbin Engineering University, 2008, 29(6):583-588. |