北京邮电大学学报

  • EI核心期刊

北京邮电大学学报 ›› 2002, Vol. 25 ›› Issue (1): 22-26.

• 学术论文 • 上一篇    下一篇

WCDMA系统中Turbo码译码器的FPGA实现——高效实现Log-MAP算法的硬件结构

姜军,白春龙,张平,胡健栋   

  1. 北京邮电大学电信工程学院, 北京 100876
  • 收稿日期:2001-03-13 出版日期:2002-01-10
  • 作者简介: 姜军(1972—),男,博士生
  • 基金资助:
     

FPGA Implementation of Turbo Decoder for WCDMA System:#br# High Efficient Structure for Log-MAP Turbo Decoder

JIANG Jun, BAI Chun-long, ZHANG Ping, HU Jian-dong   

  1. Telecommunication Engineering School, Beijing University of Posts andTelecommunications, Beijing 100876, China
  • Received:2001-03-13 Online:2002-01-10
  • Supported by:
     

摘要: 在深入研究Turbo码译码算法的基础上,提出一种高效实现log-MAP算法的硬件结构,基于此结构实现的用于宽带码分多址系统的Turbo码译码器具有较低的误码率和较小的译码延迟。

关键词: 数字信号处理, 宽带码分多址, 现场可编程门阵列, 硬件实现

Abstract: Based on the intensive research on the decoding algorithm of the turbo codes, a turbo code decoder with a high efficient structure is implemented with FPGA, and have good performence when used in WCDMA system.

Key words: digital signal processing, wideband code division multiple access system, field programmable gate array, hardware implementation

中图分类号: