[1] XU F M, YANG F, BAO S J, et al. DQN inspired joint computing and caching resource allocation approach for software defined information-centric Internet of Things network[J]. IEEE Access, 2019(7):61987-61996. [2] WU Y H, WANG Y H, ZHOU F H, et al. Computation efficiency maximization in OFDMA-based mobile edge computing networks\[J]. IEEE Communications Letters, 2020, 24(1):159-163. [3] ALE L H, ZHANG N, FANG X J, et al. Delay-aware and energy efficient computation offloading in mobile-edge computing using deep reinforcement learning\[J]. IEEE Transactions on Cognitive Communications and Network-ing, 2021, 7(3):881-892. [4] ZHAN W, LUO C, WANG J, et al. Deep reinforcement-learning-based offloading scheduling for vehicular edgecomputing\[J]. IEEE Internet of Things Journal, 2020, 7(6):5449-5465. [5] PANDEY V, JIANG W H, ZHOU Y Y, et al. DMA-aware memory energy management\[C]//The Twelfth International Symposium on High-Performance Computer Architecture, 2006. Piscataway, NJ:IEEE Press, 2006:133-144. [6] CAI X J, JU L, LI X, et al. Energy efficient task allocation for hybrid main memory architecture\[J]. Journal of Systems Architecture the Euromicro Journal, 2016, 71(6):12-22. [7] BHATI I, CHISHTI Z, LU S L, et al. Flexible auto-refresh:enabling scalable and energy-efficient DRAM refresh reductions\[C]//ISCA.[S.l.]:ACM, 2015:235-246. [8] LIU A, LAU V K N, DING W C, et al. Mixed-timescale online PHY caching for dual-mode MIMO cooperative networks\[J]. IEEE Transactions on Wireless Communications, 2019, 18(5):2722-2736. [9] ZHENG H Z, ZHU Z C. Power and performance trade-offs in contemporary DRAM system designs for multicore processors\[J]. IEEE Transactions on Computers, 2010, 59(8):1033-1046. [10] KULKARNI V A, UDUPI G R. Instruction level energy consumption estimation of embedded processor\[J]. European Journal of Engineering Research and Science, 2019, 4(2):40-44. |