| [1] Jaleel A, William H, Qureshi M, et al. Adaptive insertion policies for managing shared caches[C]//Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques. New York:ACM, 2007:208-219.
[2] Jaleel A, Theobald K B, Steely S C, et al. High performance cache replacement using re-reference interval prediction (RRIP)[C]//Proceedings of the 37th Annual International Symposium on Computer Architecture. New York:ACM, 2010:60-71.
[3] 黄智濒, 周锋, 马华东, 等. 利用堆栈特征的片上末级缓存访问模式在线识别方法[J]. 国防科技大学学报, 2015, 37(1):1-7. Huang Zhibin, Zhou Feng, Ma Huadong, et al. An online access pattern identification method based on the stack characteristic in the on-chip last-level-cache[J]. Journal of National University of Defense Technology, 2015, 37(1):1-7.
[4] Qureshi M K, Patt Y N. Utility-based cache partitioning:a low-overhead, high-performance, runtime mechanism to partition shared caches[C]//Proceedings of the 39th Annual International Symposium on Microarchitecture. 2006:423-432.
[5] Magnusson P S, Christensson M, Eskilson J, et al. Simics:a full system simulation platform[J]. Computer, 2002, 35(2):50-58.
[6] Huang Zhibin, Zhu Mingfa, Xiao Limin. LvtPPP:live-time protected pseudo-partitioning of multicore shared caches[J]. IEEE Transactions on Parallel and Distributed Systems, 2013, 24(8):1622-1632.
[7] Xie Yuejian, Loh G H. PIPP:promotion/insertion pseudo-partitioning of multi-core shared caches[C]//Proceedings of the 36th Annual International Symposium on Computer Architecture. New York:ACM, 2009:174-183. |
