| [1] Shin D S, Na K J, Kwon D H, et al. Wide-range fast-lock duty-cycle corrector with offset-tolerant duty-cycle detection scheme for 54 nm 7 Gb/s GDDR5 DRAM interface[C]//Symposium on VLSI Circuits Digest of Technical Papers. Kyoto, Japan: IEEE Press, 2009: 138-139.[2] Kim K H, Yoon S S, Kwean K C, et al. A 5.2 Gb/p/s GDDR5 SDRAM with CML Clock Distribution Network[C]//European Solid-State Circuits Conference, Edinburgh Scotland: Proceedings of the European Solid-State Circuits Conference, 2008: 194-197.[3] Yun W J, Lee H W, Shin D S. A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology[J]. IEEE Transactions on VLSI Systems, 2011, 19(9): 1718-1722.[4] Yang K W. A scalable 32 Gb/s parallel data transceiver with on-chip timing calibration circuits[C]//IEEE Int. Solid-State Circuits Conf. San Francisco, California: IEEE Press, 2000: 258-259.[5] Cheng C Y, Wang J S, Yeh C T. Design of a 2.5 GHz, 3 ps Jitter, 8-Locking-Cycle, All-Digital Delay-Locked Loop with Cycle-by-Cycle Phase Adjustment[C]//2012 Symposium on VLSI Circuits, Hawaii, USA: IEEE Press, 2012: 186-187.[6] Wang J S, Cheng C. A Duty-Cycle-Distortion-Tolerant Half-Delay-Line Low-Power Fast-Lock-in All-Digital Delay-Locked Loop[J]. IEEE Journal of Solid-State Circuits, 2011, 45(5): 1036-1047. |
