[1] 马晓敏,胡子萍.数字逻辑的神经网络设计[J].电路与系统学报,1998,3(3): 51-58.Ma Xiaomin,Hu Ziping.Design of digital logic using neural network[J].Journal of Circuits and Systems,1998,3(3): 51-58.[2] Gao Ligang,Alibart Fabien,Strukov Dmitri B.Programmable CMOS/memristor threshold logic[J].IEEE Transactions on Nanotechnology,2013(12): 115-119.[3] Yang X,Cai L,Zhao X.Low power dual-edge triggered flip-flop structure in quantum dot cellular automata[J].Electronics Letters,2010,46 (12): 825-826.[4] 韦一,沈继忠.基于多阈值神经元的D型触发器设计[J].浙江大学学报: 理学版,2010,37(6): 650-653.Wei Yi,Shen Jizhong.Design of D flip-flops based on multi-threshold neuron[J].Journal of Zhejiang University: Science Edition,2010,37(6): 650-653.[5] 张跃军,汪鹏君.基于钟控神经MOS 管的多值双边沿D触发器设计[J].浙江大学学报: 自然科学版,2009,36(5): 534-538.Zhang Yuejun,Wang Pengjun.Design of multi-valued double-edge-triggered D flip-flop based on clock-controlled neuron MOS transistor[J].Journal of Zhejiang University: Science Edition,2009,36(5): 534-538.[6] 汪鹏君,郁军军.钟控神经MOS管的改进及其在多值电路中的应用[J].电路与系统学报,2006,11(3): 26-29.Wang Pengjun,Yu Junjun.Improvement of clock-controlled neuron MOS transistor and its application in multi-valued circuits[J].Journal of Circuits and Systems,2006,11(3): 26-29.[7] Zhang Yuejun,Wang Pengjun.Design of multi-valued double-edge-triggered JK flip-flop based on neuron MOS transistor[C]//ASIC,2009.ASICON'09.IEEE 8th International Conference on Components,Circuits,Devices & Systems.[S.I.]: IEEE Press,2009: 58-61.[8] Chua L O,Roska T.Cellular neural networks and visual computing foundation and applications[M].[S.L.]: Cambridge University Press,2002.[9] Chen Fangyue,He Guolong,Chen Guanrong.Realization of boolean functions via CNN: mathematical theory,LSBF and template design[J].IEEE Transactions on Circuits and Systems-I: 2006,2006,53(10): 2203-2213.[10] Liu Yanyi,Liu Wenbo,Chen G.Implementing dynamic reconfigurable CNN-based full-adder[C]//The Cellular Nanoscale Networks and Their Applications (CNNA),2012 13th International Workshop on Components,Circuits,Devices & Systems.Turin: IEEE Press,2012: 1-5. |