Abstract: A novel two-dimension concatenate matched filter isproposed according to the frame structure of primary synchronous channel and the feature of PSC. We simulate this architecture. Moreover, FPGA chip design is accomplished. It is verified that this matched filter can reduce thehardware resource and improve the operation speed.

Key words: wideband code division multiple access, primary synchronization code, two-dimension concatenate matched filter